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Abstract. This paper presents a technique to extend the
linear input voltage range of a sinh mixed translinear cell
proposed by Fabre [1]. This technique extends the linear
operation range of the circuit by inserting common-anode-
connected pairs into the mixed translinear cell. Then the re-
lationship between the output current and the input voltage
is developed to be linear. The transconductance gain can be
adjusted electronically while keeping its linearity. The per-
formance of the proposed circuit is verified by mathematical
analysis and by SPICE simulations. Finally, applications of
the proposed cell in a floating resistor and a CCCII for de-
signing an instrumentation amplifier are presented.
Keywords
Analog Integrated Circuit, Translinear Circuit, Lin-
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1. Introduction
The sinh mixed translinear cell [1] as described in
Fig. 1 is a useful function block for analog signal processing
since it is a combined voltage/current mode device which
can be used to realize tunable transconductors without ad-
ditive resistances. One familiar application is used for input
front end of a second-generation current controlled conveyor
(CCCII) [2] and an operational transconductance amplifier
(OTA) [3], [4]. It can also be used as current controlled float-
ing and/or grounded resistor [5], [6], [7] to help setting the
operating condition in an electronic circuit such as oscilla-
tory conditions in an oscillator circuit. However, the voltage-
to-current characteristic (V-I characteristic) of this circuit is
expressed as a hyperbolic sine function [8]. Thus the linear
operation range is quite narrow. One of the technique to im-
prove V-I characteristic is the multi-sinh technique [9]. The
main disadvantage of this technique is that the linear oper-
ation range increases with the number of series connected
diodes which increases the chip area and the power con-
sumption. Hence, in this paper, we propose a novel tech-
nique to extend the linear operating range of the sinh mixed
translinear cell by adding common-anode-connected pairs
into translinear circuits in order to provide a biasing current
for transistors. This technique requires additional chip area
for four additional transistors and increase the power con-
sumption slightly. The proposed circuit is suitable for IC
implementation and its electronically tunable features make
it appealing for practical applications. Simulation results ob-
tained confirm the validity of the theoretical analysis of the
proposed design, in particular that the proposed principle im-
proves the linearity of the sinh mixed translinear cell.
The organization of this paper is as follows. A review
of mixed translinear cell is described in Section 2. In Sec-
tion 3, the proposed mixed translinear cell with additional
common-anode-connected pairs into the translinear loop is
shown. First, the extended linear input range is derived
using mathematical approaches. The theoretical results are
then verified using simulations. The outcomes of the simula-
tions are shown in Section 4. In Section 5, a floating resistor
and the CCCII for design an instrumentation amplifier are
demonstrated as an example of applications for the proposed
mixed translinear cell. Finally, our work is concluded in Sec-
tion 6.
2. Review of Mixed Translinear Cells
The schematic of the mixed translinear cell as proposed
in [1] is shown in Fig. 1. For a small difference of input
voltage, for example |VYX| < VT , where VT ≈ 26 mV is the
thermal voltage at 27°C, all BJT transistors (Q1 - Q4) are
conducting. In this range, the V-I characteristic of the mixed
translinear cell is nearly linear. However, for |VYX|VT , one
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transistor becomes nearly non-conducting (Q2 or Q4). Con-
sequently, the V-I characteristic in this range is non-linear.
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Fig. 1. Schematic of the mixed translinear cell [1].
From Fig. 1, by neglecting base currents, Early effect
and parasitic capacitances of all transistors, the output cur-
rent IX which is composed of two exponential currents IC2
and IC4 can be expressed as
IX = IC2− IC4 = 2I0 sinh
(
VYX
VT
)
(1)
where I0 is the bias current, VT ≈ 26 mV is the thermal volt-
age at 27°C, and VYX =VY −VX is differential input voltage.
The sinh function of (1) can be expressed using a Tay-
lor series for a zero voltage input (VYX ≈ 0) as
IX = 2I0
VYX
VT
+
2I0
6
(
VYX
VT
)3
+
2I0
120
(
VYX
VT
)5
+ · · · (2)
Equation (2) confirms that the input voltage swing should
be limited to VT for linear V-I characteristic. If this is not
the case the higher order terms become non negligible. The
ideal linear V-I characteristic can be obtained by considering
the first terms of (2) only,
IX L = 2I0
VYX
VT
(3)
where IX L is defined as an ideal linear V-I characteristic of
the output current IX.
The V-I characteristic as noted in (1) and its linearized
version in (3) are plotted in Fig. 3.
In this paper, we propose a novel approach to improve
the linear input voltage range for the sinh mixed translin-
ear cell. The schematic of the proposed circuit is shown
in Fig. 2. The circuit contains four NPN transistors (Q1
to Q4) and four PNP transistors (Q5 to Q8). The constant
current sources IA and IB provide the bias currents for the
mixed translinear cell. In order to extend the linear operating
range of the mixed translinear cell, we insert the common-
anode-connected pairs (Q2-Q3 and Q6-Q7) into the mixed
translinear cell. The main objective is to use the additional
transistors to provide a biasing current for the transistors Q4
and Q8, such that both of them remain conducting. By this
mean, it is expected that the non-linear exponential currents
between IC4 and IC8 are cancelled and the linearity of the cur-
rent IXN of the proposed mixed translinear will be improved.
We will verify this expected result by a mathematical deriva-
tion and simulations. Note that we define the output current
of the proposed circuit as IXN in order to difference from the
previous cell.
3. Proposed Mixed Translinear Cell
3.1 Theory
Q1
Q2 Q3
Q4
Q5
Q6 Q7
Q8
IBIA
IA IB
IC4
IC8
VY VX
IXN
IB - IC3  IC3
IB – IC7  IC7
XY
Fig. 2. Schematic of the proposed mixed translinear cell.
From Fig. 2, the voltage difference between nodes Y
and X is given by the following sum
VYX =VBE3 +VBE4−VBE1−VBE2. (4)
For simplification, we neglect the Early effect and the base
currents (assuming sufficiently high current amplification
βN) for all the transistors. Also, we assume that the emitter
areas of all NPN transistors (Q1 to Q4) are identical (result-
ing in an identical reverse saturation current IS) and all the
transistors are at the same temperature hence have the same
thermal voltage VT . With these assumptions, (4) can be ex-
pressed in function of the bias currents IA and IB and the (not
yet known) current IC3 as
VYX =VT ln
(
IC3
IS
)
+VT ln
(
βNIC3
IS
)
−VT ln
(
IA + IB− IC3
IS
)
−VT ln
(
IB− IC3
IS
)
(5)
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where βN is the current gain of NPN transistor. Equation (5)
can be expressed as
VYX
VT
= ln
(
(IC3)(βNIC3)
(IA + IB− IC3)(IB− IC3)
)
(6)
and finally as a quadratic equation for the current IC3
I2C3
(
eVYX/VT −βN
)
− IC3(IA +2IB)eVYX/VT
+(I2B + IAIB)e
VYX/VT = 0. (7)
To solve (7) for the current IC3, we limit the input voltage
such that − ln(βP)VT VYX ln(βN)VT . Given this condi-
tion, the quadratic coefficient eVYX/VT −βN is non-zero. The
positive collector current IC3 is hence given by
IC3 =
K1−
√
K21 +4K2(βNe−VYX/VT −1)
2(1−βNe−VYX/VT )
(8)
where K1 = IA +2IB and K2 = I2B + IAIB. Considering Fig. 2,
it can be seen that IC4 = βNIC3. Noted that βNe−VYX/VT  1
and considering (8), the current IC4 is given by
IC4 = βN
K1−
√
K21 +4K2βNe−VYX/VT
−2βNe−VYX/VT
 . (9)
Equation (9) can be rewritten by using a Taylor series for√
a+ x and becomes
IC4 =− K12 e
VYX/VT +
√
K2βNe
1
2VYX/VT +
K21
8
√
K2βN
e
3
2VYX/VT
− K
4
1
128
√
(K2βN)3
e
5
2VYX/VT + · · · (10)
Likewise, the current IC8 is given by
IC8 =−K12 e
−VYX/VT +
√
K2βPe−
1
2VYX/VT
+
K21
8
√
K2βP
e−
3
2VYX/VT − K
4
1
128
√
(K2βP)3
e−
5
2VYX/VT + · · ·
(11)
where βP is the current gain of PNP transistor.
From Fig. 2, the current at the X terminal is given by
the difference of the currents IC4 and IC8,
IXN = IC4− IC8. (12)
Assuming that βN = βP = β, substituting (10) and (11) into
(12) and rewriting the exponentials as sinh, then the current
IXN becomes
IXN =−K1 sinh
(
VYX
VT
)
︸ ︷︷ ︸
1st term
+2
√
K2βsinh
(
VYX
2VT
)
︸ ︷︷ ︸
2nd term
+
K21
4
√
K2β
sinh
(
3VYX
2VT
)
︸ ︷︷ ︸
3rd term
−·· · . (13)
It is noted that for |VYX|<VT ln(β) the third and higher order
terms in (13) are smaller than the first and the second one.
Hence, in this case, (13) can be simplified to
IXN ≈ 2
√
K2βsinh
(
VYX
2VT
)
︸ ︷︷ ︸
positive sinh
−K1 sinh
(
VYX
VT
)
︸ ︷︷ ︸
negative sinh
. (14)
From (14), we see that the V-I characteristic of the pro-
posed mixed translinear cell is composed of a positive term
and a negative term of hyperbolic sine function, thus it is
possible that the non-linear term will be reduced because of
a summing of the positive term and negative term of hyper-
bolic sine function.
3.2 Optimal Parameters for Linear Operation
As shown in (1), the mixed translinear cell in Fig. 1
contains a single hyperbolic sine function so that the lin-
ear input voltage range is quite narrow. According to (14),
we can see that the V-I characteristic of the proposed mixed
translinear cell is formed by two hyperbolic sine functions
composed of a positive term and a negative term. Because of
the positive and the negative signs of the two terms in (14), it
is possible to reduce the non-linearity which results from the
third-order harmonics by adjusting the parameters K1 and
K2. In order to find the optimal parameters K1 and K2 to
minimize the non-linearity coming from the third-order har-
monics terms of output current IXN, we expand the positive
and the negative contributions of (14) with Taylor series and
set the terms corresponding to the third-order harmonics as
equal. When substituting K1 and K2 with the currents IA and
IB, the optimal parameters for a linear operation are given by√
(I2B + IAIB)β
24
=
(IA +2IB)
6
. (15)
Equation (15) can be solved for a positive current IA and be-
comes linear to the current IB,
IA = IB
(β−64)+√β(β−64)
32
. (16)
Equation (16) provides a simple mean to estimate the rela-
tion of the bias currents IA and IB which minimizes the third-
order harmonic term of current IXN when the β is given. For
example, for β= 100, it is expected that the optimal linearity
is obtained for IA = 3IB.
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(a) The V-I characteristic of the mixed translinear cell [1] and the
proposed translinear cell compared to their ideal linear V-I char-
acteristic.
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(b) Plot of the positive and negative sinh terms with the V-I charac-
teristic of the proposed translinear cell.
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(c) The non-linearity error.
Fig. 3. Comparative plot of V-I characteristics between the
mixed translinear cell [1] and the proposed translinear
cell, as well as their non-linearity errors.
We have shown the ideal linear V-I characteristic of the
mixed translinear cell (Fig. 1) in (3). Now, we calculate
the ideal linear V-I characteristic for the proposed translinear
cell. Again expanding (14) with Taylor series for |VYX|VT ,
the ideal linear V-I characteristic of the proposed circuit can
be expressed as
IXN L =
[√
(I2B + IAIB)β− (IA +2IB)
]
VYX
VT
(17)
where IXN L is defined as the ideal linear V-I characteristic of
the output current IXN.
This linear V-I characteristic will be used for two rea-
sons. First, it allows to select the bias currents for the mixed
translinear cell in Fig. 1 and the proposed translinear cell
such that the ideal linear V-I characteristics are the same
value. Second, the linear V-I characteristic serves as a ref-
erence to estimate the non-linearity error (ε) as
ε(%) =
∣∣∣∣ IXN− IXN LIXN L
∣∣∣∣100. (18)
To demonstrate the improvement of the linear range of
the proposed translinear cell, the V-I characteristics of the
mixed translinear cell in Fig. 1 and the proposed translin-
ear cells will be compared. To provide a numerical exam-
ple, shown in Fig. 3, we select β = 175 and IB = 50 µA,
to maximize the linear input range according to (16), re-
sulting in IA = 390 µA (IA = 7.8IB). To compare with the
mixed translinear cell in Fig. 1, its bias current I0 is set such
that the ideal linearized V-I characteristic is the same value.
Comparing (17) and (3), it is noted that this happens when
2I0 =
√
(I2B + IAIB)β− (IA + 2IB). For the numerical exam-
ple, this results in I0 = 736 µA. In Fig. 3a, the ideal linear
V-I characteristics (3) and (17) are shown together with the
non-linear ones as given in (1) and (14). For clarity, the pos-
itive sinh and negative sinh (14) are plotted individually in
Fig. 3b. It can be seen that the linear input range of the pro-
posed translinear cell is improved significantly compared to
the mixed translinear cell in Fig. 1. This is comfirmed by
the non-linearity error as defined in (18) which is shown in
Fig. 3c. As expected, the error for the proposed translinear
cell is smaller than the mixed translinear cell in Fig. 1. For
example, at VYX = 20 mV, the error of the mixed translinear
cell in Fig. 1 is about 10 % while the proposed translinear
cell smaller than 0.1 %.
4. Simulation Results
To verify the validity of the theoretical derivations for
the circuit operation, the mixed translinear cell in Fig. 1
and the proposed translinear cell in Fig. 2 are simulated by
PSPICE. Therefore, the general purpose bipolar transistors
2N3904 (NPN) and 2N3906 (PNP) are used with a symmet-
ric supply voltage of VCC =−VEE = 2 V. In the PSPICE sim-
ulation, the current gain (β) of transistor is approximately
175. As shown in (16), the best linearity is expected for the
bias currents with a relation of IA = 7.8IB (β= 175). For sim-
ulation, we select the current IB = 50 µA thus IA = 390 µA.
To have a fair comparison between the two translinear
cells, the bias currents of both circuits are set such that the
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ideal linearized is the same value, the same transconductance
(GM), results in (3) and (17). As shown in Section 3.2, this
results in a bias current I0 = 736 µA. It is noted that the bias
currents for the PSPICE values are identical to the ones se-
lected during the theoretical estimations.
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(a) Output currents for |VYX| ≤ 300 mV.
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(b) Output currents for |VYX| ≤ 80 mV.
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(c) Output currents for bias currents IA and IB adjusted to remove
offset voltage.
Fig. 4. Comparison V-I characteristic of the mixed translinear
cell [1] and proposed mixed transinear cell.
As a first simulation, the power consumption at a qui-
escent point is estimated. The mixed translinear cell in Fig. 1
and the proposed mixed translinear cell uses approximately
6 mW and 8.6 mW, respectively. As expected, the power con-
sumption of the proposed cell has increased slightly.
Fig. 4a shows a comparison of the large signal V-I char-
acteristics of the mixed translinear cell in Fig. 1 and the pro-
posed cell for VYX between −0.3 V and 0.3 V and node X
connected to ground. Again, it is noted that the deviation of
the V-I characteristic from the ideal linear V-I characteristic
is smaller for the proposed circuit than the mixed translinear
cell in Fig. 1.
Fig. 4b illustrates again that the linear input range of the
proposed mixed translinear cell is increased compared to the
mixed translinear cell in Fig. 1. It is noted that the offset volt-
age of the mixed translinear cell in Fig. 1 is approximately
700 µV while the proposed circuit has approximately 5 mV,
because the proposed circuit is affected by the difference of
the current gains (β) between the PNP and NPN transistors.
To minimize the offset voltage, matched transistor pairs may
be used. If it is not practical to match the β of the transis-
tors, the offset can also be adjusted by setting a different bias
current IA and IB for the PNP transistors and for the NPN
transistors. In the example shown in Fig. 4c, the bias cur-
rent IB for the transistors Q2 and Q3 are 59 µA and the bias
current IA of transistor Q1 is 460 µA. The bias currents for
Q5 to Q7 have not been changed and are still IB = 50 µA and
IA = 390 µA. It is noted that, the ratio between IA and IB is
given by IA = 7.8 IB to minimize the non-linearity. From the
simulation result, the offset voltage of the proposed circuit is
approximately 100 µV when adjusted the bias current IA and
IB for the transistors Q1 - Q3.
Furthermore, Fig. 5 shows the tuning ability of the
transconductance of the mixed translinear cell in Fig. 1 and
the proposed mixed translinear cell when varying the bias
currents. To compare the two architectures, the bias cur-
rents are selected such that GM are approximately the same
value for a zero input voltage. In the simulations, this has
been achieved by varying the bias current I0 from 294 µA
to 2.35 mA with 294 µA steps for the mixed translinear cell
in Fig. 1 and the bias current IB from 20 µA to 160 µA with
20 µA steps for the proposed translinear cell. Note that the
bias current IA is always set to 7.8 IB.
Fig. 5a shows the characteristic of the simulated
transconductances (GM) of the mixed translinear cell in
Fig. 1 and the proposed mixed translinear cell when varying
their bias currents I0, IA and IB. For the proposed translinear
cell, the transconductance GM is nearly independent of the
input voltage VYX over a large range.
Fig. 5b shows the transconductance GM of the proposed
mixed translinear cell and the mixed translinear cell in Fig. 1.
It is noted that the GM of the proposed mixed translinear
cell is closer to a constant value than the mixed translinear
cell in Fig. 1. Again, this confirms the improved linearity
of the proposed translinear cell when compared to the mixed
translinear cell in Fig. 1.
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(a) Transconductance characteristics for |VYX| ≤ 0.3 V.
0
50
100
150
200
−100 −80 −60 −40 −20 0 20 40 60 80 100
Input Voltage VY X (mV)
T
ra
n
sc
on
d
u
ct
an
ce
G
M
(m
A
/V
)
Linear Proposed Circuit [1]
IB = 20µA
IB = 40µA
IB = 60µA
IB = 160µA
I0 = 294µA
I0 = 588µA
I0 = 882µA
I0 = 2352µA
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Fig. 5. Tuning behavior of GM comparison between the mixed
translinear cell [1] and proposed mixed translinear cell.
The GM is shown for different bias currents IA and IB.
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Fig. 6. Total harmonic distortion as a function of the input am-
plitude of a 100 kHz sinusoidal signal, for the mixed
translinear cell [1] and the proposed mixed translinear
cell.
To validate the linearity performance of the proposed
circuit, total harmonic distortion (THD) of the proposed
mixed translinear cell is also simulated. The bias current of
the mixed translinear cell in Fig. 1 is set to I0 = 736 µA and
the bias currents IB and IA of the proposed cell to 50 µA and
390 µA, respectively. Again, this results in the same value
GM at zero input voltage. The THD is calculated for a sinu-
soidal signal at VYX at 100 kHz with varying amplitude. The
simulation result is displayed in Fig. 6. It is noted that the
maximum amplitude of VYX for the THD below 1 % is ap-
proximately 60 mV for the proposed mixed translinear cell
and lower than 15 mV for the mixed translinear cell in Fig. 1.
Comparative results of the simulated performances be-
tween the proposed circuit and the mixed translinear cell in
Fig. 1 are shown in Tab. 1. It can be seen that the linear input
range is increased more than by a factor 4 with a moderate
increase of the power consumption (factor 1.4).
Circuit [1] Proposed
Input operating swing (ε(%) = 1%) ≈ 7 mV ≈ 40 mV
THD≤ 1% 15 mV 60 mV
Power consumption 6 mW 8.6 mW
Tab. 1. Comparison of the performances for the mixed translin-
ear cell [1] and the proposed mixed translinear cell with
approximately the same GM .
5. Selected Applications
5.1 Floating Resistor
VCC
Q1
Q2 Q3
Q4
Q5
Q6 Q7
Q8
IBIA
IA IB
v2
Q9
Q10 Q11
Q12
Q13
Q14 Q15
Q16
IBIA
IA IB
v1
VEE
i1 i2
1 2
Fig. 7. Floating resistance circuit.
To demonstrate an application that benefits from the in-
creased linear input range of the proposed mixed translinear
cell, a floating resistor as proposed in [6] is realized by using
the proposed mixed translinear cell. The circuit is shown in
Fig. 7. It consists of two of the proposed mixed translinear
cells by a parallel-back-to-back connection. Assuming that
all transistors are matched and the current gains (β) of all
transistors are greater than unit, then relations of the current
and voltage of the floating resistor can be found as
i1 =−i2 = 2
√
K2βsinh
(
v1− v2
2VT
)
−K1 sinh
(
v1− v2
VT
)
.
(19)
The equivalent resistance between port 1 and 2, when
|v12|  VT , is the inverse of the transconductance GM cal-
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culated in (17) and is given by
R12 =
VT√
(I2B + IAIB)β− (IA +2IB)
. (20)
The above equation shows that the floating resistance can be
tuned by adjusting the bias current IA or IB. However, in
order to reduce the third order harmonics distortion, the re-
lation between the current IA and IB have to set accordingly
to (16). When port 2 is connected to ground, the circuit be-
comes a grounded resistance. In this case, the transistors Q9
to Q16 can be removed while the relation between the cur-
rent and voltage of the resistor remains as written in (20).
For the floating resistance realized by the mixed translinear
cell in Fig. 1 as proposed in [6], the value of resistance be-
tween port 1 and port 2 is R12 = VT/2I0 [6] and it can be
adjusted by the bias current I0. To show the increased linear
input range of the floating resistance when use the proposed
mixed translinear cell. The floating resistance in Fig. 7 re-
alized by the proposed translinear cell has been simulated in
PSPICE and compared with the floating resistance realized
by the mixed translinear cell in Fig. 1.
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Fig. 8. Comparison of the DC transfer characteristics of the
floating resistor realized by the mixed translinear cell [1]
and the proposed translinear cells.
For simulation, we use the general purpose bipolar transis-
tors 2N3904 (NPN) and 2N3906 (PNP) with a supply volt-
age of VCC =−VEE = 2 V. Because the current gain (β) of the
transistors in PSPICE is approximately 175, the relation be-
tween the bias currents IA and IB of the proposed translinear
cell is set to IA = 7.8 IB. For comparison, the bias currents of
both circuits are set for the same value of resistance as (20).
Fig. 8 shows a simulated comparison of V-I characteristics of
the floating resistance using the proposed mixed translinear
cell and the mixed translinear cell in Fig. 1, when the bias
current I0 was varied from 294 µA to 2.94 mA with 294 µA
step size while the bias currents IB was varied from 20 µA to
200 µA with 20 µA step size. The bias current IA always set
to 7.8 IB. It can be seen that the relation between the currents
i1 = −i2 and the input voltage v12 of the floating resistance
using the proposed translinear cell is very close to linear –
the same V-I characteristic as for an ideal resistor that fol-
lows Ohms law than the floating resistance realized by the
mixed translinear cell in Fig. 1. Furthermore, the slope of
the V-I characteristic can be adjusted using the bias currents
IA and IB. Hence, the simulation results as shown in Fig. 8
confirm that the circuit presented in Fig. 7 provides a float-
ing electronically controllable resistor and the linear range
is approximately 100 mV. Fig. 9 shows a value of the float-
ing resistance as a function of their bias currents for both
circuits. From the simulation results, it can be seen that the
value of the resistance realized by the mixed translinear cell
in Fig. 1 and the proposed resistance are nearly the same and
both are in good agreement with the theoretical results in
(20) calculated for β= 175.
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5.2 Instrumentation Amplifier
VCC
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Fig. 10. Schematic of a CCCII using the proposed mixed
translinear cell as an input front end.
As mentioned above, the mixed translinear cell can be
used as an input front end for the second-generation cur-
rent controlled conveyor (CCCII). Thus, to implement the
CCCII by using the proposed mixed translinear cell can be
easily done by adding two complementary current mirrors
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to duplicate the current from port X to port Z as shown in
Fig. 10. The relationship between the output current IZ and
input voltage VYX of the proposed CCCII in Fig. 10 is given
by (14) and for the CCCII based on the mixed translinear
cell in Fig. 1 has the V-I characteristic as shown in (1).
We will show the increased linearity at the example of
an instrumentation amplifier as proposed in [10]. The instru-
ment amplifier consists of two CCCIIs connected as shown
in Fig. 11.
Y
Y
X
X
Z
Z
CCCII (1)
CCCII (2)
V1
V2
Vout
RL
Fig. 11. Instrumentation amplifier proposed in [10].
The output voltage of the instrumentation amplifier in
Fig. 11 is related to the parasitic resistance (RX ) at the port
X of the CCCII and the input voltages V1 and V2 by [10]
Vout
V1−V2 =
RL
2RX
. (21)
Therefore, the output voltage gain can be adjusted by RX of
the mixed translinear cell. For the CCCII implemented by
the mixed translinear cell in Fig. 1, the parasitic resistance
RX is adjusted by the bias current I0 as RX ≈ VT/2I0 when
VYX VT [2]. This means that the gain of the instrumenta-
tion amplifier is controlled by the current I0. However, when
the input voltage comes close (or exceeds) the thermal volt-
age, the parasitic resistance cannot be considered as linear
anymore. Thus, the linear input range of the instrumenta-
tion amplifier is also limited. For increasing the input linear
range of the instrumentation amplifier, the proposed CCCII
as shown in Fig. 10 will be used to realize the instrumenta-
tion amplifier.
The parasitic resistance at port X of the proposed
CCCII in Fig. 10 is defined as (RXN) and the value of the
resistance is the inverse of the transconductance GM which
has been calculated in (17). Hence, the RXN of the proposed
CCCII in Fig. 10 is given as
RXN =
VT√
(I2B + IAIB)β− (IA +2IB)
(22)
where RXN is the parasitic resistance at port X of the pro-
posed CCCII in Fig. 10.
From (22), it can be seen that the value of RXN can be
adjusted by the bias currents IA or IB. It should be noted that,
for suppression the third-order harmonic term, the relation
between the bias current IA and IB should be set accoding to
(16).
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Fig. 12. Comparison of the V-I characteristics of the instru-
mentation amplifier realized from the mixed translinear
cell [1] and the proposed mixed translinear cell at unity
gain.
To demonstrate the improvement of the linear input
range, the instrumentation amplifier realized by the proposed
CCCII is simulated in PSPICE and the results are compared
to the instrumentation amplifier realized by the CCCII based
on the mixed translinear cell in Fig. 1. For simplification of
comparison, the gain of the instrumentation amplifier is set
to unity. The resistive load was set to 50 Ω and the supply
voltage is VCC = −VEE = 2 V. Again, the bias currents are
set to IA = 7.8 IB to minimize the third order harmonics for
β= 175. To obtain the unity gain, the RXN ≈ 25 Ω, then the
current IA and IB are set to 273 µA and 35 µA, respectively.
For the CCCII based on the mixed translinear cell in Fig. 1,
the bias current I0 = 514.5 µA for RX ≈ 25 Ω also.
Fig. 12a shows a comparison of a large signal V-I char-
acteristic of the instrumentation amplifier as demonstrated
in Fig. 11 when implementing with the CCCII based on the
mixed translinear cell in Fig. 1 and the proposed CCCII in
Fig. 10. The input differential voltage (V12 = V1−V2) was
swept continuously from −0.3 V to 0.3 V. From Fig. 12b, it
is obvious that the linear input range (V12) of the instrumen-
tation amplifier employing the proposed CCCII is wider than
using the CCCII based on the mixed translinear cell in Fig. 1.
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Fig. 13. Comparison of the transient response of the instrumen-
tation amplifier at unity gain.
Fig. 13 shows a time domain representation of the out-
put voltage (Vout) of the instrumentation amplifier in Fig. 11
when a triangle signal at a frequency of 100 kHz is ap-
plied. The input amplitudes are V12 = 30 mV for Fig. 13a
and 80 mV for Fig. 13b. It can be seen that for a small in-
put voltage (V12), the output voltage of both instrumentation
amplifier can follow the input voltage as shown in Fig. 13a.
However, for a large input voltage, the output voltage of the
instrumentation amplifier using the proposed CCCII follows
the input voltage while the instrumentation amplifier using
the CCCII based on the mixed translinear cell in Fig. 1 de-
viates from the input voltage as shown in Fig. 13b. In this
representation, the reduced distortion of Vout of the instru-
mentation amplifier can be seen best at the shape of the edges
of the triangular signal.
6. Summary
A new compact architecture for improving the linear
input voltage range of the sinh mixed translinear cell has
been presented. The proposed circuit adds common-anode-
connected pairs into the sinh mixed translinear cell to pro-
vide the bias current to the transistors such that they remain
conducting, thus extending its linear operation range. Ex-
plicit equations are given and used to minimize the third-
order harmonic term. The proposed circuit is suitable for
implementation in integrated circuits, since it does not re-
quire external resistors or other passive components. Simu-
lation outcomes, which are in excellent agreement with the
theoretical results, confirm that the linearity of the proposed
cell is improved compared to the mixed translinear cell in
Fig. 1.
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